Increasingly complex chip designs require more test data than those developed at older nodes and on single planar dies. The challenge is moving all of that data through the system without slowing down ...