A structural model of a digital system uses Verilog module definitions to describe arbitrarily complex elements composed of other modules and gate primitives. As we have seen in earlier examples, a ...